Manuscript Oai279-A@1 · Oai279-A.tex · theorem · a1abc73f
Theorem: Oai279-A finite exact-output certificate
Stage 6: the explicit circuit for the frozen input › The one completed next theorem · lines 1001–1062 · proof included or linked
Oai279-A@1#thm:finite, Oai279-A@1#eq:finite-action, Oai279-A@1#eq:final-bits
The circuit specified in Section sec:finite satisfies:
It uses only the frozen gate alphabet, with exactly gates and allocated width .
Its input register is preserved and its three scratch qubits are restored to zero.
For every ,
In particular, for the frozen ,
and the probability of every other output word is zero.
The named polynomial (eq:resource-polynomial) bounds the gates and width of the length-uniform partial family just defined. At the frozen length,
No order-trial law, value of , general primality algorithm, or external Family 279 theorem is assumed.
Proof. For a fixed input , Lemma lem:row shows that all rows except row leave the output unchanged. Row writes exactly the word with one positions . All later row blocks have a false equality predicate and all scratch starts and ends zero.
The table and Lemma lem:table identify this output word with . This proves (eq:finite-action). The gates are permutations on computational basis states, so the right side is exactly one basis vector of amplitude one, with no unlisted branch.
For , the complete final basis vector has one positions
The first two are the preserved input bits. The remaining four encode the three prime entries . Thus its output marginal is
which proves the probability-one support assertion.
The gate and width ledgers are Lemma lem:gatecount and the register allocation. The polynomial inequalities and the generator were established above.
Displayed formulas in this passage
Oai279-A@1#eq:finite-action · line 1010
Oai279-A@1#eq:final-bits · line 1047
unlabeled · line 1017
unlabeled · line 1024
unlabeled · line 1054